
CY28548
......................Document #: 001-08400 Rev ** Page 12 of 30
1
0
CR#_D_EN
Enable CR#_D (clk req)
0 = Disabled, 1 = Enabled
0
CR#_D_SEL
Set CR#_D
SRC1 or SRC4
0 = CR#_D
SRC1, 1 = CR#_DSRC4
Byte 5: Control Register 5 (continued)
Bit
@Pup
Name
Description
Byte 6: Control Register 6
Bit
@Pup
Name
Description
7
0
CR#_E_EN
Enable CR#_E (clk req)
SRC6
0 = Disabled, 1 = Enabled
6
0
CR#_F_EN
Enable CR#_F (clk req)
SRC8
0 = Disabled, 1 = Enabled
5
0
CR#_G_EN
Enable CR#_G (clk req)
SRC9
0 = Disabled, 1 = Enabled
4
0
CR#_H_EN
Enable CR#_H (clk req)
SRC10
0 = Disabled, 1 = Enabled
3
0
Reserved
2
0
Reserved
1
0
LCD_100_STP_CTRL
If set, LCD_100 stop with PCI_STOP#
0 = Free running, 1 = PCI_STOP# stoppable
0
SRC_STP_CTRL
If set, SRCs stop with PCI_STOP#
0 = Free running, 1 = PCI_STOP# stoppable
Byte 7: Vendor ID
Bit
@Pup
Name
Description
7
0
Rev Code Bit 3
Revision Code Bit 3
6
1
Rev Code Bit 2
Revision Code Bit 2
5
1
Rev Code Bit 1
Revision Code Bit 1
4
0
Rev Code Bit 0
Revision Code Bit 0
3
1
Vendor ID bit 3
Vendor ID Bit 3
2
0
Vendor ID bit 2
Vendor ID Bit 2
1
0
Vendor ID bit 1
Vendor ID Bit 1
0
Vendor ID bit 0
Vendor ID Bit 0